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Abstract—Efficient solutions to NP-complete problems would
significantly benefit both science and industry. However, such
problems are intractable on digital computers based on the von
Neumann architecture, thus creating the need for alternative
solutions to tackle such problems. Recently, a deterministic,
continuous-time dynamical system (CTDS) was proposed [1] to
solve a representative NP-complete problem, Boolean Satisfiabil-
ity (SAT). This solver shows polynomial analog time-complexity
on even the hardest benchmark k-SAT (k ≥ 3) formulas, but at an
energy cost through exponentially driven auxiliary variables. This
paper presents a novel analog hardware SAT solver, AC-SAT,
implementing the CTDS via incorporating novel, analog circuit
design ideas. AC-SAT is intended to be used as a co-processor and
is programmable for handling different problem specifications. It
is especially effective for solving hard k-SAT problem instances
that are challenging for algorithms running on digital machines.
Furthermore, with its modular design, AC-SAT can readily be
extended to solve larger size problems, while the size of the circuit
grows linearly with the product of the number of variables and
number of clauses. The circuit is designed and simulated based
on a 32nm CMOS technology. SPICE simulation results show
speedup factors of ∼104 on even the hardest 3-SAT problems,
when compared with a state-of-the-art SAT solver on digital
computers. As an example, for hard problems with N = 50
variables and M = 212 clauses, solutions are found within from
a few ns to a few hundred ns.
I. INTRODUCTION
With Moore’s Law coming to end [2], exploring novel
computational paradigms (e.g., quantum computing and neu-
romorphic computing) is more imperative than ever. While
quantum computing is a promising venue, it is far from being
brought to practical reality, with many challenges still to be
faced, both in physics and engineering. Neuromorphic com-
puting systems, e.g., Cellular Neural Networks (CNNs) [3]–[5]
and IBM’s TrueNorth [6], have been shown to be promising
alternatives for solving a range of problems in, say, sensory
processing (vision, pattern recognition) and robotics. Analog
mixed-signal information processing systems such as CNNs
can offer extremely power/energy efficient solutions to some
problems that are costly to solve by digital computers [7]. Such
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systems have received increasing attention in recent years (e.g.,
[8]–[10]), including parallel analog implementations, see [11].
In analog computing [12], the algorithm (representing the
“software”) is a dynamical system often expressed in the form
of differential equations running in continuous time over real
numbers, and its physical implementation (the “hardware”) is
any physical system, such as an analog circuit, whose behavior
is described by the corresponding dynamical system. The
equations of the dynamical system are designed such that the
solutions to problems appear as attractors for the dynamics and
the output of the computation is the set of convergent states to
those attractors [13]. Although it has been shown that systems
of ordinary differential equations can simulate any Turing
machine [3], [14], [15], and hence they are computationally
universal, they have not yet gained widespread popularity due
to the fact that designing such systems is problem specific and
usually difficult. However, if an efficient analog engine can be
designed to solve NP-complete problems, then according to
the Cook-Levin theorem [16], it would help solve efficiently
all problems in the NP class, as well as benefit a very large
number of applications, both in science and engineering.
In this paper, we consider designing analog circuits for
solving a representative NP-complete problem, the Boolean
satisfiability (SAT) problem. SAT is quintessential to many
electronic design automation problems, and is also at the heart
of many decision, scheduling, error-correction and security
applications. Here we focus on k-SAT, for which is well
known to be NP-complete for k ≥ 3 [16]. The currently
best known deterministic, sequential discrete algorithm that
exploits some properties of the search space has a worst case
complexity of O(1.473N ) [17]. Other algorithms are based
on heuristics and while they may perform well on some SAT
formula classes, there are always other formulas on which
they take exponentially long times or get stuck indefinitely.
Some of the better known SAT solvers include Zchaff [18],
MiniSat [19], RSat [20], WalkSAT [21], Focused Record-to-
Record Travel (FRRT) [22] and Focused Metropolis Search
(FMS) [23]. They typically consist of decision, deduction,
conflict analysis and other functions [24] that employ the
capability of digital computers to assign values to literals,
conduct Boolean constraint propagation (BCP) and backtrack
conflicts [25], [26].
A number of hardware based SAT solvers have been
proposed in the past. FPGAs based solutions have been
investigated to accelerate the BCP part found in all “chaff-
like” modern SAT solvers [27]–[29]. Speedups of anywhere
between 3X and 38X have been reported when comparing
these FPGA based solvers over MiniSat [19], a well known,
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2high-performance software solver. A custom digital integrated
circuit (IC) based SAT solver, which implements a variant of
general responsibility assignment software patterns (GRASP)
and accelerates traversal of the implication graph and conflict
clause generation, has been introduced in [30], [31]. A speed
up of ∼103 over MiniSat was reported based on simulation
together with extrapolation. Performance of these hardware
based approaches still have a lot of room for improvement
since the algorithms that these hardware accelerators are based
on are designed for digital computers and thus can typically
expect to achieve limited speedup.
Recently, an analog SAT solver circuit was introduced in
[32] using the theoretical proposal from [33] based on the
CNN architecture. However, the theory in [33] has exponential
analog-time complexity, and thus is much less efficient than
the SAT solver from [1], which forms the basis for this
paper. Furthermore, the circuit from [32] seems to have been
implemented only for a 4× 4 problem size, and no hardware
simulation and comparison results were reported.
Ref. [11] proposes a distributed mixed (analog and digital)
algorithm that is implementable on VLSI devices. It is based
on a heuristic method combined with stochastic search, draw-
ing on the natural incommensurability of analog oscillators.
Assuming P6=NP, in order to have efficient, polynomially
scaling solution times, one would require exponentially many
computing elements, that is, exponentially scaling hardware
resources. However, the method in Ref. [1] trades time-cost
for energy-cost, which in practical terms is preferable to
massive amounts of hardware resources. It is quite possible
that from an engineering point of view the ideal approach
combines both types of tradeoffs: time vs energy and time vs
hardware (distributed). The heuristic stochastic search in [11]
is effectively a simulated annealing method, which implies
high exponential runtimes for worst case formulas. In contrast,
the analog approach in [1] is fully deterministic and extracts
maximum information about the solution, embedded implicitly
within the system of clauses and can solve efficiently the
hardest benchmark SAT problems - at an energetic cost [1].
Here we propose a novel analog hardware SAT solver,
referred to as AC-SAT1. AC-SAT is based on the deter-
ministic, continuous-time dynamical system (CTDS) in the
form of coupled ordinary differential equations presented in
[1]. As mentioned above, this system finds SAT solutions in
analog polynomial time, however, at the expense of auxiliary
variables that can grow exponentially, when needed (see Refs
[1], [34] for details). Though this CTDS is an incomplete
solver, it does minimize the number of unsatisfied clauses
when there are no solutions, and thus it is also a MaxSAT
solver. The overall design of AC-SAT is programmable and
modular, thus it can readily solve any SAT problem of
size equal or less than what is imposed by the hardware
limitations, and can also be easily extended to solve larger
problems. Moreover, to avoid resource-costly implementations
of the complex differential equations in CTDS, we introduce
a number of novel, analog circuit implementation ideas which
1We refer to AC-SAT as an Analog Circuit SAT solver since its main
processing engine is analog. However, the entire system is a mixed-signal one
as a digital verification component is also included in the hardware system.
lead to much smaller amount of hardware than straightforward
implementations, while preserving the critical deterministic
behavioral properties of CTDS equations.
We have validated our design through SPICE simulations.
Our simulations show that AC-SAT can significantly out-
perform (over tens of thousands times faster than) MiniSat,
with the latter running on the latest, high-performance digital
processors. For hard SAT problems with 50 variables and
over 200 clauses, compared with the projected performance
of a possible custom hardware implementation based a recent
FPGA solver [29], AC-SAT offers more than ∼600X speedup.
Monte Carlo simulations further demonstrate that AC-SAT is
robust against device variations.
In the rest of the paper, we first review the basic CTDS
theory and some of its variants in Section II. Section III
introduces the overall AC-SAT design. In Sec. III-D, we
present two alternative designs for a specific component in
AC-SAT. Sec. IV first discusses simulation-based validation
of AC-SAT and compares the different component designs,
and then summarizes performance results for AC-SAT with
respect to a software implementation of the CTDS SAT solver
and MiniSat. Finally, we conclude the paper in Section V.
II. BACKGROUND
Solving a k-SAT problem is to find an assignment to N
Boolean variables xi ∈ {0, 1}, i = 1, . . . , N , such that they
satisfy a given propositional formula F . F in conjunctive
normal form (CNF) is expressed as the conjunction of M
clauses Cm, m = 1, . . . ,M , i.e., F =
∧M
m=1 Cm, where
each clause is formed by the disjunction of k literals (which
are variables or their complements). An example of a clause
for 3-SAT would be C5 = (x3 ∨ x19 ∨ x53). Following [1],
an analog variable si, which can take any real value in the
range si ∈ [−1, 1], is associated with the Boolean variable xi
such that si = −1 corresponds to xi being FALSE (xi = 0)
and si = 1 to xi being TRUE (xi = 1). The formula
F =
∧M
m=1 Cm can be encoded via the M × N matrix
C = {cm,i} with cm,i = 1 when xi appears in clause Cm,
cm,i = −1 when its complement xi (negation of xi) appears
in Cm and cm,i = 0 when neither appears in Cm. To every
clause Cm, we associate an analog function Km(s) ∈ [0, 1]
given by
Km(s) = 2
−k
N∏
i=1
(1− cm,isi) . (1)
It is easy to see that clause Cm is satisfied, iff Km = 0.
Defining a “potential energy” function
V (s,a) =
M∑
m=1
amK
2
m , (2)
where am > 0 are auxiliary variables, one can see that all
the clauses are satisfied iff V = 0. Thus the SAT problem
can be reformulated as search in s for the global minima
of V (since the condition V ≥ 0 always applies). If the
auxiliary variables am are kept as constants, then for most hard
problems any hill-descending deterministic algorithm (which
evolves the variables si(t)) would eventually become stuck
3in local minima of V and not find solutions. To avoid this,
the auxiliary variables are endowed with a time-dependence
coupled to the analog clause functions Km. Ref [1] proposed
s˙i =
dsi
dt
= − ∂
∂si
V (s,a) , i = 1, . . . , N (3)
a˙m =
dam
dt
= amKm , m = 1, . . . ,M (4)
in which (3) describes a gradient descent on V and (4) is an
exponential growth driven by the level of non-satisfiability in
Km (which also guarantees that am(t) > 0, at all times). (3)
can be rewritten as
dsi
dt
=
M∑
m=1
amDm,i (5)
where
Dm,i = − ∂
∂si
K2m = 2Kmcm,i
N∏
j=1
j 6=i
(1− cm,jsj) .
(6)
For the auxiliary variables am, the formal solution to (4) is
am(t) = am(0)e
∫ t
0
dτKm(s(τ)) , (7)
and thus the expression (2) of V is dominated by those Km
terms which have been unsatisfied for the longest time during
the dynamics, resulting in an analog version of a focused
search-type [23] dynamics. Also note that system (3) - (4)
is not unique, however, it is simple from a theoretical point of
view, and incorporates the necessary ingredients for solving
arbitrary SAT problems, due to the exponentially accelerated
auxiliary variables. For details on the performance of the
algorithm see [1].
It is important to observe that while the scaling of the
analog time t to find solutions is polynomial, in hardware
implementations, the am variables represent voltages or cur-
rents and thus the energetic resources needed to find solutions
may become exponential for hard formulas which is, of course
necessary, assuming P 6=NP. However, the am variables do not
need to grow exponentially all the time and unlimitedly, as
in (4) and for that reason form (4) is not ideal for physical
implementations. The challenge is then finding other variants
that still significantly outperform digital algorithms, yet they
are feasible in terms of physical implementations and costs.
Note that such systems as ours essentially convert time costs
into energy costs.
Here we introduce another form with the help of time-
delays, which, however, still keeps the focused nature of the
search dynamics but allows the am’s to decrease as well when
the corresponding clauses are (nearly) satisfied:
dam
dt
= am{Km(s(t))− [1− δ˙m(t)]Km(s(t− δm(t)))},∀m
(8)
with
am(0) > 0, and δm(0) = 0,∀m (9)
where the delay functions δm(t) ∈ [0, t] determine the history
window of Km(s(t)) trajectory that has impact on the variation
of am. The formal solution to (8) is:
am(t) = am(0)e
∫ t
t−δm(t) dτKm(s(τ)) . (10)
Clearly, the case δm(t) = t corresponds to (4), while δm(t) =
0 recovers the case of constant am’s which corresponds to the
naive energy minimization case. One approach to choosing
δm(t) is setting it to a small value initially and doubling it
every time the dynamics is stuck or hits an upper threshold (
set, e.g., by a maximum allowed voltage value). This typically
only requires a few iterations. Other delay functions are being
investigated. It is important to note that the decrease of
satisfied clause’s associated am due to this time-delayed form
relatively reduces the clause’s weight in (5), thus increases
other clauses’ weights in the focused search space, enhancing
the driving capability of unsatisfied clauses.
III. SYSTEM DESIGN
In this section, we present AC-SAT, our proposed analog
SAT solver circuit based on the CTDS theory in Sec. II.
Though it is possible to implement the CTDS equations
digitally, the hardware would be much more costly in terms
of area, power and performance. Thus we opt for an analog
implementation, which also bears affinity with the operations
in the CTDS. Our circuit design aims to keep the hardware
solver configurable and modular while keeping the circuit sim-
ple and power efficient. These considerations require careful
design of the overall architecture and some modifications to
the algorithm itself, which will be elaborated later in the paper.
Fig. 1 shows the high-level block diagram of AC-SAT. It
consists of three main components: signal dynamics circuit
(SDC) which implements the dynamics of variable signals
si’s in (5), auxiliary variable circuit (AVC) which implements
the dynamics of auxiliary variables am’s in (4), and digital
verification circuit (DVC) which checks whether all the clauses
have been satisfied and outputs the satisfied assignments of
variables. The AVC contains M identical elements, each of
which receives the relevant si’s signals from the SDC as inputs,
and generates am (m ∈ [1,M ]) (where M ≤M ) variables as
outputs. The SDC, containing N identical elements, in turn
receives am’s as feedback from the AVC and evolves the si
(i ∈ [1, N ]) signals (with N ≤ N ), accordingly. The SDC
outputs the analog values of si’s to the AVC and the digital
version of si’s to the DVC. Based on the digital values of
si’s, the DVC determines whether a solution to the given SAT
problem has been found at that time.
The given block diagram can solve any k-SAT problem with
N or up to N Boolean variables and M or up toM clauses.
However, a naive and direct implementation of the dynamical
equations (4), (5) and (6) would incur large hardware costs.
Instead, here we present implementations of the SDC and AVC
circuits that are much more resource-efficient than the direct
approach. Below, we elaborate the design of the three circuit
components using the 3-SAT problem (i.e., three non-zero
cm,j’s for each clause) as an example. AC-SAT for any k-
SAT problem can be designed following the same principle.
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Fig. 1. High-level block diagram of AC-SAT. The SDC contains N elements
while the AVC contains M elements. It can solve k-SAT problem instances
with up to N variables and M clauses.
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Fig. 2. (a) Design of one array element in the SDC. (b) Detailed conceptual
design of the Branch block.
A. Signal Dynamics Circuit
The SDC contains an array of analog elements that realize
the dynamics specified by (5) and (6). Though it is possible to
implement the multiplications and voltage controlled current
source (VCCS) in (5) and (6) straightforwardly based on
operational amplifiers, such implementations can be rather
costly. We introduce several novel circuit design ideas to
implement the dynamics in (5) and (6). We will show that the
accuracy of the circuit is sufficient for the type of dynamical
systems being considered here.
Given a 3-SAT problem with N variables, the SDC enables
an array of N analog elements, referred to as si element, for
evaluating the si (i = 1, . . . , N ) signals. Fig. 2(a) shows the
conceptual design of the si element that realizes (5). The si
element contains a capacitor, C, connected to the M Branch
blocks (where M is the total number of clauses in the 3-
SAT problem), an analog inverter, an inverted Schmitt trigger
and a digital inverter. The voltage across capacitor C, i.e.,
Vi, and the output of the analog inverter, Vi, represent the
analog value of signal si and −si, respectively. Signal si ∈
[−1, 1] (resp., −si ∈ [1,−1]) is mapped to Vi ∈ [GND,VDD]
(resp., Vi ∈ [VDD, GND]). The inverted Schmitt trigger and
the digital inverter output the digital versions of −si and si,
denoted by Qsi and Qsi , (i.e., taking on values of either GND
or VDD).
To see why the si element in Fig. 2(a) can be used to
evaluate (5), let us denote the current from each of the Branch
block as Im,i. Then we have
C
dVi
dt
=
M∑
m=1
Im,i (11)
Comparing (5) with (11), we see that the si element in
Fig. 2(a) precisely realizes (5) if we have
Im,i = CamDm,i (12)
In order to design a Branch block to satisfy (12), we first
make some observations related to the Dm,i quantities. In a
3-SAT problem, there are only three non-zero cm,j’s in each
Cm clause. Let us denote them as cm,i, cm,i2 , and cm,i3 . Then
Dm,i in (5) can be shown to have the following form:
Dm,i = 2
−2×
cm,i(1− cm,isi)(1− cm,i2si2)2(1− cm,i3si3)2 =
2−2(+1− si)(1− cm,i2si2)2(1− cm,i3si3)2 if cm,i = 1
0 if cm,i = 0
2−2(−1− si)(1− cm,i2si2)2(1− cm,i3si3)2 if cm,i = −1
(13)
Referring to (13), one can readily see that Dm,i has the
following properties:
• If any of si, si2 and si3 is satisfied, i.e., reaches 1 or −1
(indicating xi is either TRUE or FALSE), Dm,i becomes
zero. According to (5), a zero Dm,i means that clause
Cm has no impact on the variation of si. On the other
hand, when none of the three variables is satisfied, but
one of them gets closer to being satisfied, the magnitude
of Dm,i reduces, again.
• The sign of Dm,i is the same as that of cm,i since
(1− si) cannot be negative. If cm,i = 1 (resp., −1), the
contribution of Dm,i to dsidt is positive (resp., negative),
i.e., it tries to push si toward +1 (resp., −1).
Based on the above observations, let us examine the concep-
tual design of the Branch block in Fig. 2(b). Specifically, the
Branch block contains two switches and four tunable resistive
elements. (The resistive elements here are used to simplify the
drawing, and the details about their design will be described
later.) Here Rm,i represents the resistive element associated
with si, while Rm,i2 and Rm,i3 represent the resistive elements
associated with the other two signals si2 and si3 in (13).
Ram represents the resistive element associated with auxiliary
variable am. One switch is controlled by signal swm,i, which
is left open if cm,i = 0 (indicating that xi does not appear
in clause Cm), and is closed otherwise. The other switch is
controlled by Qcm,i , the digital version of cm,i. If cm,i = 1
(resp., −1), indicating that xi (resp., xi) is present in the
clause, the switch controlled by Qcm,i connects to VDD (resp.,
GND). It can be readily seen that
Im,i =

(VDD − Vi)/(Rm,i||Ram +Rm,i2 +Rm,i3) if cm,i = 1
0 if cm,i = 0
(GND − Vi)/(Rm,i||Ram +Rm,i2 +Rm,i3) if cm,i = −1
(14)
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Fig. 3. Detailed design of the Branch block in Fig. 2(b). (a) The conceptual
design of the Branch block. (b) Circuit implementation for Rm,i2 and Rm,i3
(elements in the green box in Fig. 3(a)). (c) Circuit implementation for the
switch as well as Ram and Rm,i (elements in the red box in Fig. 3(a)).
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Fig. 4. SPICE simulation results depicting (a) the value of resistor Rm,i2 or
Rm,i3 in Fig. 3(a) as function of Vi. (b) the value of resistor Rm,i||Ram
in Fig. 3(a) as function of Vam .
If the values of Ram , Rm,i, Rm,i2 and Rm,i3 are chosen
properly, the Im,i value derived from the Branch block would
have the same properties as identified for Dm,i above.
The actual realization of the four resistive elements in
Fig. 2(b) is given in Fig. 3. The implementation of Rm,i2 and
that of Rm,i3 are the same and the one for Rm,i2 is shown in
Fig. 3(b). Consider the Rm,i2 block. The two terminals of the
transmission gate formed by transistor Mp and Mn correspond
to the terminals of Rm,i2 . The gate terminals of Mp and Mn
are connected to Vi2 and Vi2 via four additional transmission
gates controlled by Qcm,i2 and Qcm,i2 . It can be derived
that this realization of Rm,i2 exhibits the desired properties
outlined above for Dm,i in (13). The SPICE simulation results
depicting the relationship between the resistance value and
Vi are given in Fig. 4(a). For example, assuming that cm,i2
is 1, i.e. Qcm,i2 = VDD (corresponding to the red line in
Fig. 4(a)), the gates of Mn and Mp are connected to Vi2 and
Vi2 , respectively. If variable si2 is satisfied, i.e. Vi2 is close
to VDD (where VDD = 1 V in Fig. 4(a)) and Vi2 is close
to GND, then both Mn and Mp are OFF, Rm,i2 has a very
large value (around 200 kΩ) and Im,i is close to zero. This
means that clause Cm has no impact on the variation of si
which is exactly the desired behavior. On the other hand, if
si2 is not satisfied, as it gets closer to its target (i.e., +1), the
magnitude of Im,i reduces because Rm,i2 increases as can be
seen by the increase in the resistance value as Vi gets close
to VDD. The blue line in Fig. 4(a) corresponds to the case
where cm,i2 = −1 and its behavior can be explained in the
same way as above.
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Fig. 5. Schmitt-trigger inverter and its transfer characteristic.
The circuit block for implementing the switch controlled by
Qcm,i and the two resistive elements Rm,i and Ram is shown
in Fig. 3(c). The gates of transistor Mp1 and Mp2 (resp., Mn1
and Mn2) control the connection to VDD (resp., GND). One of
the gates connects directly to Qcm,i (representing the negated
cm,i signal) while the other is controlled by
Vcp = VamQcm,i resp., Vcn = VamQcm,i (15)
Note that though Vam in (15) (as input to the two NAND gates)
seems to be treated as a digital signal, it actually remains as
an analog signal while the NAND gates and inverters operate
in the linear Vin − Vout region to produce analog outputs as
desired. The SPICE simulation results in Fig. 4(b) indicate that
the block realizes the switch function due to cm,i as well as
(+1−si) and (−1−si) in (13), and incorporates the am term
in (5). Consider the case that cm,i = −1, i.e. Qcm,i = 0. Then
Vcp = VDD and Vcn = Vam , which means that the block in
Fig. 3(c) is connected to GND and the current flowing through
the block is dependent on the voltage representing am, Vam .
The blue line in Fig. 4(b) shows the equivalent resistance value
of the block versus Vam . As Vam gets larger, Mn1 exhibits
smaller resistance, resulting in larger impact of am on the
current flowing through the block. Note that initially Vam is
very small, thus the right two transistors Mp2 and Mn2 which
are of smaller sizes than Mp1 and Mn1 are employed to ensure
proper current flow as well as serve as a current boost. The
red line in Fig. 4(b) corresponds to the case where cm,i = 1,
i.e. Qcm,i = VDD.
The SDC also converts the analog signals, Vi’s, to digital
signals, Qsi ’s, via an inverted Schmitt trigger. The inverted
Schmitt trigger circuit is shown in Fig. 5(a). The digital signals
are then sent to the DVC to check if a solution has been found.
The inverted Schmitt trigger circuit exhibits hysteresis in its
transfer curve as seen from the simulation result in Fig. 5(b),
hence can perform analog-digital conversion with minimal
noise impact. Putting all the above discussions together, one
can conclude that the SDC correctly implements the system
dynamics defined by (3).
B. Auxiliary Variable Circuits
As pointed out in Section II, the auxiliary variables, am’s
as defined in (4), are used to help avoid the gradient descent
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Fig. 6. (a) Conceptual design of one element in the AVC. Actual realization of
the resistive element is similar to the circuit in Fig. 3(b). (b) SPICE simulation
result depicting the waveform of Vam vs. time. Vam (0) represents the initial
value of Vam .
search being stuck in non-solution attractors. The am signal
follows an exponential growth driven by the level of non-
satisfiability in clause Cm. A direct way to implement an
exponential function is through an operational amplifier (op-
amp), which we present below. Note that we have realized
the analog version of equation (4) in a resource-efficient
manner, similar to the implementation in DVC, to avoid costly
multiplications and VCCS implementations.
The AVC contains an array ofM am elements whereM is
the maximum number of clauses in a given problem that the
AVC can handle. Fig. 6 illustrates the conceptual design of the
am element, similar to a non-inverting integrator. Here, the
value of am (for clause Cm) is represented by the voltage
at the output of the op-amp, i.e., Vam . Resistive elements
Rm,i1 , Rm,i2 and Rm,i3 are associated with the three signals
in am’s clause while R′m,i1 , R
′
m,i2
and R′m,i3 are identical
to Rm,i1 , Rm,i2 and Rm,i3 , respectively. The two capacitors,
C and C ′, have identical values as well. Together with the
resistive elements, they control the speed of Vam growth. The
switch controlled by EN is realized by a transmission gate to
control the start of the am element. The first order differential
equation of Vam can be written as:
C
dVam
dt
= Vam/(Rm,i1 +Rm,i2 +Rm,i3). (16)
The R’s in Fig. 6(a) are tunable resistive elements implemented
by transmission gates which have similar circuit topology to
that shown in the green box of Fig. 3. For example, for Rm,i1
and R′m,i1 , the transmission gates (Mp and Mn) are controlled,
via four other transmission gates, by analog signals Vi1 and
V ′i1 , representing xi’s presence in clause Cm. The other two
pairs of R’s are designed in the same way. If any of the three
variables in clause Cm is satisfied, the corresponding Vi turns
off the respective transmission gate and cut off the current
paths from op-amp’s inverting input to ground and from non-
inverting input to Vam .
The circuit in Fig. 6(a) exactly realizes the exponential
growth specified in (4) up to an upper bound on Vam , i.e.
the op-amp’s supply voltage. Fig. 6(b) plots an example Vam
value growth with time before and after associated signals si’s
get satisfied. After EN is set to 1 (i.e., the switch is closed),
Vam starts to grow exponentially, following the differential
equation in (16). According to Fig. 4(b), as Vam increases, the
resistant value of Rm,i||Ram drops down, leading to a larger
current Im,i in the corresponding Branch block in Fig. 2(b),
which is consistent with (12). This current, together with other
currents that are associated with Vi in Fig. 2(a), contributes
to the variation of Vi which is specified in (11). There are
two cases that may stop the evolution of Vam : (i) As stated
above, if any one of the three analog signals in clause Cm
is satisfied, the current paths in Fig. 6(a) is cut off, and Vam
stops at a certain voltage. This indicates that Vam has finished
its utility as an auxiliary variable to drive the corresponding
clause to the satisfied state; (ii) If Vam reaches its upper bound
before any of the three variables in the corresponding clause
is satisfied, the circuit stops evolving since the Vam value
is unable to drive this yet unsatisfied clause any more. This
impacts the effectiveness of avoiding being stuck in a non-
solution attractor during the gradient descent search process.
The upper bound on Vam imposes a physical limitation on the
hardware realization of the CTDS theory2.
Although the AVC design given in Fig. 6 realizes the
exponential growth, it requires M op-amps, resulting in a
large amount of area and power consumption. There exist other
ways to achieve exponential signal growth, e.g., circuits with
positive feedback often have exponential growth in certain
ranges. Besides the exponential growth implementation, we
will introduce alternative AVC designs in the next subsection.
C. Digital Verification and Interface Circuits
The goal of the DVC is to determine if a solution (the
set of si’s) to the given problem has been found within a
user specified time bound. The DVC is implemented readily
through the use of an array of 3M XOR gates and an array
of M NAND gates as shown in Fig. 7. The input to the
DVC is the digital representation of si’s and −si’s, i.e., Qsi
and Qsi , from the SDC. Each NAND gate corresponds to a
clause and its inputs correspond to the literals present in the
clause. Note that in the DVC, we only include those cm,i’s
whose values are +1 (represented by logic signal “1”) and
−1 (represented by logic “0”). The outputs of the DVC are
analog values QCm , for clauses Cm, and Indicator, which is
set to 1 if the circuit finds a solution, otherwise it remains
at 0. The DVC is an asynchronous circuit, and the output of
the DVC constantly records whether a solution is found or
not. By setting a time bound T , the DVC regards the problems
whose solutions are found within T as satisfiable problems, the
2As discussed in Sec. II, Eqs. (3)-(4) are not unique, and the effect of
the maximum voltage limitation depends on the equations themselves. For
example, Sec. II introduces an alternative, delay-based formulation for am in
(8) which allows am to decrease when the corresponding clause is satisfied.
This delay-based formulation of am postpones reaching the am upper bound.
The implementation of (8) for the op-amp based approach is currently under
development.
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Fig. 7. Schematic of the DVC.
rest are considered either unsatisfiable or unsatisfiable within
the alloted time. Note that for problem instances where no
solutions are found in the given time bound, our approach
does not provide a formal proof of unsatisfiability (as our
algorithm is an incomplete algorithm). However, our solver
is a MaxSAT solver, because it does not use any assumptions
about the solvability of the formula and minimizes the number
of unsatisfied clauses within the allotted resources or time.
Theoretical analysis of the performance of the solver as a
MaxSAT solver is out of the scope of this paper and will
be presented elsewhere.
It is easy to see that all three components, SDC, AVC,
and DVC, are modular and programmable. By modular, we
mean that the basic elements in each circuit can be repeated
for different problem sizes (i.e., number of variables, N , and
number of clauses, M ). By programmable, we mean that any
k-SAT problem instance can be solved by the same SDC, AVC
and DVC implementation as long as the problem size is less
than or equal to the hardware specification.
Below, we briefly describe the I/O interface between the
CPU and AC-SAT. AC-SAT is used as a co-processor,
similarly to other reconfigurable co-processors (such as dy-
namically reconfigurable FPGAs). To facilitate configuration,
AC-SAT can be augmented with an on-chip reconfiguration
memory as well as a simple controller. Based on the problem
description (given in the CNF), CPU writes to memory the
configuration information. The controller then uses the mem-
ory contents to set the respective switches in the SDC, AVC
and DVC components.
The main configuration information sent from CPU to AC-
SAT includes the following: EN , Sm,i, swm,i and Qcm,i . EN
activates AC-SAT. Sm,i describes the appearance of variable
signals in the corresponding clauses, e.g., Sm,i =1 (or 0)
means that variable si is (or is not) in the mth clause. swm,i
is used to deactivate unused Branch blocks in the SDC, e.g.,
swm,i = 0 would deactivate the mth Branch block for variable
si. Qcm,i is the digital version of cm,i (see Sec. III-A for its
definition). AC-SAT receives the inputs from CPU, delivers
swm,i and Qcm,i to the memory associated with the SDC
component. Since Sm,i cannot be used directly by the resistive
elements in the DVC and AVC which require the internal
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crossbar.
variable signals Vi’s (see Fig. 3 and Fig. 6(a)), we use N
switch crossbars (Fig. 8(b)) to accomplish the mapping from
the variable signals Vi’s to each resistive element in the SDC
and AVC based on Sm,i (i.e. Sm,i is used to set the state of
the corresponding switch). For output, AC-SAT indicates Qsi ,
QCm and Indicator from the DVC to CPU. Qsi indicates the
values of variable signals, and QCm indicates the states of all
clauses (satisfied or not). All the inputs and outputs are digital
signals. Once AC-SAT finds a solution, signal Indicator acts
as an interrupt to CPU and CPU reads the AC-SAT outputs,
i.e., QCm and Qsi . On the other hand, if the circuit runs out
of time and no solution is found, AC-SAT outputs the results
with minimum unsatisfiable clauses, but with Indicator = 0.
D. Alternative AVC Designs
The op-amp based AVC described in Section III-B realizes
an exponentially growing am variable aiming to address hard
SAT problems (some SAT instances with constraint density
α=M/N & 4.25) within its physical limitation. However, for
application type SAT problems, i.e. which are not specially
designed to be very hard, exponential growth for am is not
always necessary. Below we describe two alternative circuit
designs to implement an am function that has a (1− 2e−qt)-
type growth to a saturation value. In the remainder we will
refer to this version of am growth as the “simpler version”.
Fig. 9 depicts the conceptual design of the am element real-
izing the simpler am growth, where capacitor C is charged to
VDD through three tunable resistors. The first order differential
equation that governs Vam can be written as
C
dVam
dt
= (VDD − Vam)/(Rm,i1 +Rm,i2 +Rm,i3). (17)
Rm,i1 , Rm,i2 , Rm,i3 are same as the resistors in Fig. 6,
realized by transmission gates controlled by Vi1 , Vi2 and Vi3 ,
similar to that in Fig. 3. If any of the three variables si in
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Fig. 9. Conceptual design of the AVC element realizing the (1−2e−qt)-type
growth. Implementation of the resistive elements is similar to those in Fig. 3.
clause Cm is satisfied, the corresponding Vi turns off the
respective transmission gate and cut off the current path from
VDD to the capacitor. This circuit guarantees the continuous
growth of am since Vam is charged by VDD till it reaches its
upper bound VDD or any of the three variables in the clause
is satisfied.
It is important to note that as the circuit in Fig. 9 does not
realize the exponential growth specified in (4), it can indeed
get captured into non-solution attractors indefinitely for some
very hard formulas. However, we have found that even for
many hard problems, it works more efficiently than the op-
amp based am element (with the same threshold value) in
finding solutions for smaller size problems (as long as they
are solvable), and the dynamics would only rarely get stuck.
We will discuss this aspect more in the evaluation section via
simulation results.
Similar to the op-amp based AVC, in the simpler AVC design
in Fig. 9, some Vam ’s may reach VDD before the CTDS
converges to a solution. One way to alleviate this physical
limitation is to increase the range of Vam . However, such
an approach has its limitations in practical circuits (e.g., the
limited voltage supply allowed). This, in fact, is a fundamental
limitation due to the NP hardness of 3-SAT. Nonetheless, it is
possible to improve the Vam driving capability in the CTDS
and increase the size of the hard problems that can be solved
with the same physical range of Vam . Below, we discuss
an alternative implementation of the simpler am element
to demonstrate that it is worthwhile to investigate different
implementations of the AVC.
Recall that the delay function δm(t) in (8) is to assist
am to keep relevant information from a limited range of
the trajectory’s past history instead of the entire history. We
consider combining the simpler am element with this time-
delayed form, and choose δm(t) = δ (meaning that we
are integrating over a fixed time window of length δ). The
corresponding am element is shown in Fig. 10. Capacitor C
is charged to VDD through three tunable resistive elements and
discharged to GND through the other three resistive elements.
The first order differential equation of Vam can be written as
C
dVam
dt
=
VDD − Vam
Rm,i1 +Rm,i2 +Rm,i3
+
−Vam
R′m,i1 +R
′
m,i2
+R′m,i3
(18)
The six resistive elements are implemented by transmission
gates similar to those for Rm,i2 in Fig. 3. Specifically,
R′m,i1 , R
′
m,i2
, R′m,i3 are controlled by s’s (representing all si’s)
earlier values, i.e., s(t − δm). A chain of an odd number of
analog inverters is used to realize the delay δ as shown at the
right of Fig. 10. If signals s(t) reach their targets at time t, the
path from VDD to capacitor C is cut off, while the discharge
path is still conducting current. Vam keeps decreasing until the
discharge path is cut off after δ. Hence the circuit properly
implements the time-delayed simpler am growth function.
IV. EVALUATION
In this section, we present our evaluation study of AC-SAT.
We first describe the basic functional validation and then
discuss the robustness of AC-SAT against device variations.
We finally compare the performance of AC-SAT with a state-
of-the-art digital solver.
A. Functional Validation
We have built our proposed analog SAT solver, AC-SAT, at
the transistor level in HSPICE based on the PTM 32nm CMOS
model [35]. All the circuit components use VDD = 1V . To
achieve sufficient driving capability, the minimum transistor
size is set to W = 1µm, L = 40nm while actual transistor
sizes are selected according to their specific roles. For logic
gates, the transistor sizes are chosen to ensure equal pull-
up and pull-down strength. For the Branch block in Fig. 3,
the relative W/L values of transistor Mp1 and Mn1 (i.e., the
size of Ram ) with respect to the W/L values of the other
transistors (i.e., the sizes of Rm,i, Rm,i2 and Rm,i3 ) determine
the contribution of am to Im,i. Thus, tradeoff between the size
of Ram and the impact of am should be carefully considered.
In our implementation, since Rm,i (dependent on the size of
Mp2 and Mn2) is mainly used for proper current flow at the
beginning, it should not dominate the current flow as Ram
starts affecting Im,i. Hence we chose the transistor sizes such
that they result in the ratio of Ram to Rm,i, Rm,i2 and Rm,i3
being 64, 4 and 4, respectively. The sizes of the transistors
in other circuits are determined in a similar fashion. Note that
the transistor sizes shown above are just a lower bound for the
technology model that we are using. The absolute values of
the transistor sizes are not critical (the equations of the solver
are adimensional), and other transistor sizes should also work
as long as their relative sizes are close to the ones that we
have shown.
To demonstrate that AC-SAT indeed behaves as specified by
the CTDS dynamics in (3) and (4), we examine the waveforms
of signals si and am. Fig. 11 shows three sets of si and
am waveforms from a 3-SAT problem instance having 50
variables and 212 clauses: Fig. 11(a) for the op-amp based
am implementation (realizing the (1eqt)-type am growth),
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Fig. 10. Circuit realization of the time-delayed simpler am growth.
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(c) With time delayed am growth.
Fig. 11. Waveforms of signals representing si(t) and am(t) for a 3-SAT
problem with 212 clauses and 50 signal variables. The problems/formulas have
a constraint density α=M/N=4.25, and are considered to be hard problems.
Fig. 11(b) for the simpler am implementation (realizing the
(1 − 2e−qt)-type am growth), and Fig. 11(c) for the time-
delayed simpler am implementation. For all three designs,
AC-SAT successfully finds a solution after a certain time
as indicated by the vertical dashed lines. Note that AC-SAT
determines whether a solution is found via the DVC. As
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Fig. 12. SPICE simulation run times to find a solution with various AC-SAT
circuit sizes. N is the number of variables in a problem instance. The number
of clauses in each problem instance is 4.25 × N (corresponding to hard
problems).
can be seen from the si trajectories, the si signals stabilize
(i.e., converge) after a solution is found. Comparing the am
trajectories in the three different designs, one can see that
the am’s grow most rapidly in the op-amp based design due
to the exponential growth function while some of the am’s
(the ones corresponding to the satisfied clauses) in the time-
delayed implementation decrease after they reach their peak
magnitude, just as predicted by (8).
B. Scaling Considerations
Besides functionality, the impact of interconnect parasitics
on the circuit is another important consideration towards
practical and modular designs of the solver. As the circuit
size increases (i.e., O(MN )), for each variable array element
in the SDC, the total parasitic capacitance from the Branch
blocks (Fig. 2) increases linearly with the number of Branch
blocks M , namely the maximum number of clauses that the
solver can handle. Given a problem instance, if variable x
is involved in y clauses (y < M ), then y Branch blocks
associated with x are active, while all other Branch blocks
are turned off. However, all the Branch blocks contribute
parasitic capacitance to the dynamical evolution of the variable
x. To investigate the impact of parasitic capacitance, we
have conducted a number of simulations of the solver circuit
with various number of Branch blocks (i.e., M ) in the SDC,
i.e., 100, 500, 1000, 5000, 10000 Branch blocks for each
variable array element. We used the circuits to solve various
problem instances with 10, 20, 30 variables, and evaluated
the time to find a solution. Simulation results shown in Fig.
12 demonstrate that as the solver circuit becomes larger, the
solver still functions correctly, but takes longer time to find
solutions due to larger parasitic capacitance.
Another issue due to interconnect scaling is the capacitance
value associated with the AVC elements. As the parasitic
capacitance associated with variable signals increases with
the number of Branch blocks, the dynamic evolution of the
variable signals becomes slower due to the RC charging
rule. As a consequence, the AVC element, whose internal
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capacitance (i.e., contributed by the two capacitors in the
AVC element) is much smaller than the parasitic capacitance
associated with the variable signals, will charge Vam quickly,
and reach the Vam upper bound before the variable signals
find the solution. This trend could make the AVC element less
effective and thus lead to the solver not able to find a solution.
Therefore, it is critical to increase the values of the capacitors
in the AVC elements as the circuit size increases. A basic
approach is to choose the capacitance value such that the Vam ’s
RC constant is comparable or smaller than the variable signal
RC constant. As the parasitic capacitance of the SDC increases
linearly with the number of Branch blocks, the capacitance in
the AVC element should also scale proportionally.
C. Device Variation Study
After validating that AC-SAT indeed can solve SAT
problems correctly, we further investigate the robustness of
AC-SAT against device variations. Typical analog circuits can
be rather sensitive to device variations if not designed well.
However, AC-SAT has two unique advantages in this aspect.
First, the circuit itself does not rely on device matching.
Secondly, the CTDS theory has been shown in theory to be
robust against noise [36]. To demonstrate the robustness of
our proposed AC-SAT system, we have conducted Monte
Carlo simulations with respect to transistor size variations
for randomly chosen 3-SAT problems. Specifically, we let the
transistor widths follow a Gaussian distribution with standard
deviation (∆W/W ) of 0.05µm/
√
W × L for all transistor
widths, which is an acceptable variance distribution for the
32nm technology node [37]. In other words, the solver circuit
is simulated with the Monte Carlo method considering 5%
transistor width variations. For each problem, 100 Monte Carlo
runs were performed. Fig. 13 shows the waveforms of one
am(t) signal and one si(t) signal plus the output of DVC for
one problem instance for 100 Monte Carlo simulations. As
can be seen from the signal trajectories, the signals evolve
consistently in the Monte Carlo simulations, and the results
demonstrate the robustness of the circuit. Moreover, since
analog circuits generally use mature technology nodes, (e.g.
180nm, 90nm), we in fact validated our design in a relatively
aggressive way. The circuit is expected to perform much better
under mature technologies, whose variations would be much
smaller than 5%.
To get a better comparison between the different designs, we
performed Monte Carlo simulations on both the op-amp based
and the simpler am based AC-SAT. The two designs are used
to solve 2000 randomly generated, hard (α = 4.25) 3-SAT
problems containing 1000 instances of a small problem size
(N=10) and 1000 instances of a larger problem size (N=50).
It has been verified that all these 2000 instances are solvable.
With the same fixed supply voltage and initial conditions,
AC-SAT with the op-amp based am design solves 91.1.%
of the N=10 instances and 58.2% of the N=50 instances,
respectively, while AC-SAT with the simpler am design solves
86.9% of the N=10 instances and 46.5% of the N=50 instances,
respectively. (Note that AC-SAT did not solve all the problems
40 ns 
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Fig. 13. Waveforms of signals representing a single am(t) and si(t) for a
3-SAT problem instance (op-amp based design) with 42 clauses and 10 signal
variables under Monte Carlo simulations. The third row represents the output
of DVC, which turns to VDD once the solution is found.
because of the physical voltage limit we imposed.3) These
results indicate that, as expected, within the same physical
constraints, AC-SAT based on the exponential growth am is
more effective than AC-SAT with the (1 − 2e−qt)-type am
growth. Note that an exponential growth am circuit imple-
mented with an op-amp does consume larger area and energy,
while the simpler am circuit trades off area and energy with
solver capability.
D. Performance Comparisons
To further investigate the effectiveness of AC-SAT, we
compare the simpler am based AC-SAT design with (i) a
software program that solves the system (3)-(4) using an
adaptive Runge-Kutta, fifth-order Cash-Karp method and (ii)
the software MiniSat solver [19]. The software programs are
running on the same digital computer. We randomly generated
5000 hard (α = 4.25) 3-SAT problems that contain 1000
instances for each problem size of N=10, 20, 30, 40, 50.
The same initial conditions are applied whenever appropriate.
Table I summarizes the average time needed to find solutions
for each problem size. The AC-SAT column reports the
analog/physical times taken by AC-SAT. The CTDS and
MiniSat columns report the CPU times of the two software
implementations, respectively. (To be fair, only the times taken
by the solved problems for all three methods are included.)
Observe that the times in the CTDS column increase nearly
exponentially as the problem size increases. This is natural,
since the numerical integration happens on a digital Turing ma-
chine, and in order to ensure the pre-set accuracy of computing
the chaotic trajectory the Runge-Kutta algorithm has to do a
very large number of window-refining discretization steps. As
seen from the data in Table I, AC-SAT demonstrates average
3This is not a limitation of the CTDS theory, but rather the supply voltage
bound set in our design. In fact, our software implementation of CTDS is able
to solve all the problems. Relaxing the voltage bound will help solve more
problem instances, which is left for future work.
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speedup factors of ∼105 to ∼106 and ∼104 over software
CTDS and MiniSat, respectively.
AC-SAT is also very competitive compared with existing
hardware based approaches. For example, a recent work [29]
reported a CPU+FPGA based MiniSat solver achieving ∼4X
performance improvement over CPU based MiniSat. Since
ASIC implementations typically achieves a maximum of 10X
performance improvement over their FPGA counterparts [38],
compared with a projected ASIC version of the FPGA design
in [29], AC-SAT would still result in ∼600X or higher
speedup. We do not directly compare with the custom digital
IC in [30] since our simulation-based system cannot solve
the large size problems considered in [30]. (Note that the
total solving times reported in [30] are extrapolated instead
of directly obtained from simulation.) It is reported in [30]
that an average speedup of ∼103X over CPU based MiniSat
is obtained. As contrast, AC-SAT achieves ∼104X speedup
over CPU based MiniSat. T
Readers may be concerned with the complexity of the
analog hardware design as well as other issues such as
noise. It is important to note that the analog solver core
is modular and consists of arrays with the same topology.
Furthermore, the CTDS theory has been shown to be robust
against noise [36]. AC-SAT is programmable, which means
that different problem instances can be programmed or mapped
to the AC-SAT circuit. AC-SAT is also modular, implying
that (i) it can be more easily extended to construct a larger
solver, and (ii) multiple AC-SAT components can be used
to solve the same problem instance by providing different
initial conditions, hence allowing larger space to be searched
simultaneously.
The current implementation of AC-SAT, however, does
have some limitations. In particular, while the modular struc-
ture allows possible expansion to solve problems with larger
numbers of variables and clauses, it can only address problems
with clauses that have no more than the given number of k
literals (k = 3 here). One way to solve such problems is to use
the host processor to convert k-SAT problems (where k > 3)
to 3-SAT problems (which can be done in polynomial time
[16]). How to directly tackle such challenges in hardware is
left for future work.
V. CONCLUSIONS
We presented a proof-of-principle analog system, AC-SAT,
based on the CTDS in [1] to solve 3-SAT problems. The design
can be readily extended to general k-SAT problems. AC-SAT
TABLE I
PERFORMANCE COMPARISON OF AC-SAT, SOFTWARE CTDS AND
MINISAT
SAT solver AC-SAT CTDS MiniSat
Platform ASIC32nm CMOS
Intel Core
i7-4700
@2.4 GHz
Intel Core
i7-4700
@ 2.4GHz
Average
time for
each size
N (s)
N=10 4×10−9 4.40×10−4 2.3×10−4
N=20 7×10−9 3.91×10−3 2.4×10−4
N=30 10−8 1.62×10−2 2.8×10−4
N=40 1.2×10−8 5.22×10−2 3.1×10−4
N=50 1.4×10−8 1.13×10−1 3.7×10−4
is modular, programmable and can be used as a SAT solver
co-processor. In this implementation the circuit size grows
polynomially (O(N2)) as the problem size increases. Three
different design alternatives were proposed and verified for
implementing the auxiliary variable dynamics required by the
CTDS. Detailed SPICE simulation results show that AC-SAT
can indeed solve SAT problems efficiently and can tolerate
well device variations. Compared with other SAT solvers,
AC-SAT can achieve ∼104X speedup over MiniSat running
on a state-of-the-art digital processor, and can offer over
600X speedup over projected digital ASIC implementation of
MiniSat.
Regarding the practical use of a hardware solver, we note
that there are instances in the SAT contests that take a very
long time (e.g. days or even months) to solve. The reason for
the long (and exponentially growing) running time is due not
only to the size of the problems, but also to their hardness.
It has been demonstrated that when the constraint density
(M/N ) of a problem instance is between 4 and 5 (for 3-
SAT), the problem can be very hard and take exponentially
growing time for current software solvers to find a solution.
Our work, together with its theoretical basis, however, provides
a means to trade time for energy in order to speed up
computations. With the circuit-friendly theory and proof-of-
principle hardware implementation, we can solve hard SAT
problems much faster than with software solvers on digital
machines, however, at the expense of other resources such
as energy (voltage and or/current values). Such tradeoffs are
desirable for certain time-sensitive problems.
The CTDS equations (especially the dynamics for the
auxiliary variables) and their analog implementations are not
unique. It is quite possible that better forms and implementa-
tions exist. The fact that our proof-of-principle circuit imple-
mentations significantly outperform state-of-the-art solvers on
digital computers are an indication that analog hardware SAT
solvers have a great potential as application-specific processors
for discrete optimization. As future work, we will further in-
vestigate alternative implementations of the auxiliary variable
dynamics as well as methods to handle problem instances
that do not fit on a given hardware implementation, e.g.,
through problem decomposition. Moreover, we will explore
other methods that can, in principle, solve SAT problems even
more efficiently, e.g., by combining clause learning (handled
by a digital processor) with our analog solver.
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